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Hardware documentation is provided for the modified Loran-C timing module
which uses direct software control in determining loop sample times. Computer
loading is reduced by eliminating polled operation of the timing loop.
I. SUMMARY
The original design for the Ohio University Loran-C receiver featured
a software/hardware locked-loop signal processor, based upon the Mostek
50395 timing integrated circuit (IC) [1,2]. This IC provides a six-digit
binary-coded decimal (BCD) counter and a BCD register compared to generate
an output pulse when the register and counter contents are equal. Operated
at I MHz, this timing circuit permits microcomputer-selected sample times
to be set precisely within a one-second counter interval, with a resolution
of one microsecond.
In order to accomplish the data load for the IC register, the computer
must detect that the IC digit scan oscillator has selected the appropriate
4-bit BCD digit, and then strobe the new digit data into the register. The
IC design requires a scan oscillator frequency of no higher than 20 kHz,
which places a lower limit on the time required to load all six digits. In
practice, the complete register load required 500-800 microseconds (Bs).
The original receiver design makes all six IC digit strobe signals
available to the microcomputer, which then strobes the new digit data into
the register after detecting the presence of the appropriate strobe signal.
This operation must take place in order to preset the next loop sample
time, triggered by the EQUAL pulse from the Mostek IC. Therefore, the
register load must be performed between each Loran-C pulse. The technique
of polling the digit strobe lines to detect the next digit to be loaded
requires full attention from the microcomputer, delaying background pro-
cessing.
The modified circuit described in this technical memorandum ignores
digit strobes, by bringing the SCAN input under control of the processor.
Register loading becomes a synchronous process, with no polling loop. When
a digit datum is ready for loading, the scan counter is updated immediately
by the processor, with no lost time. See figure 1 for a block diagram.
This modification is required to permit the single processor (a MOS
Technology 6502) to perform all required computations for the entire
Loran-C process. Expansion of the receiver from a three-station tracker to
full five-station operation would cause over 20 percent of processor power
to be lost to the strobe polling operation, causing a reduction in naviga-
tion data output rates, and a reduction in the number of pilot-oriented
features which could be added using the single processor. This modified
circuit saves some 350 to 650 Us per Loran pulse.
Full hardware documentation is provided in this paper for the circuit
card implementing the Loran-C timing loop, and the receiver event-mark and
re-track functions. This documentation is to be combined with overall
receiver drawings to form the as-built record for this device. Computer
software to support this module is integrated with the remainder of the
receiver software, in the LORPROM program.
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II. CIRCUITDESCRIPTION
Figure 2 shows the complete logic diagram for the Loran-C timing
module. To the far left are signal descriptors for the system computer, an
MAI SuperJolt based upon the MOSTechnology 6502 with 6520 peripheral
interface adapter (PIA). All connections, except for CLOCKand IRQ, are
madethrough the 6520 PIA. Figure 3 gives a summaryof PIA pin assignments,
useful in software design and coding. The Mostek 50395 chip description is
given as figure 4, and pinouts are shownin figure 5.
Referring to figure 2, note that seven lines provide data and control
signals to the Mostek IC (U3). All these signals are output by the com-
puter as TTL-compatible signals, and must be changed to the 12-volt MOS
specification required by U3. This conversion is performed in open-
collector drivers UI and U2, pulled up to 12v through I.I K-ohmresis_ ^-
These lines carry the four data bits for register digits Ra, Rb, P
the LR (Load Register) strobe and SET(Set digit counter to most-
significant digit) signals.
The timing chip U3 is wired for free-running counter, counting up
is driven by the CLOCK,which is a buffered version of the main microcoL
puter clock (a temperature-compensatedcrystal oscillator). The SCANinp
which increments the digit counter to indicate the load window for each
register digit IS driven by the computer via the SCANline.
m
The computer is programmed to select (SET) the high order digit first,
and to set LR to enable the register load digit at a time. Each digit is
then placed on RA through RD, and loaded by toggling SCAN.
Once the register is fully loaded, the U5 Loran-C interrupt and data
latches are enabled by bringing CLRP high. When the free running counter
in U3 reaches the register value just loaded, U3 issues an EQUAL pulse for
one clock period (one _s) which clocks the U5 latches. The IRQ low
since the Q output of the U5 in___._terruptlatch always goes low upon clocking.
An interrupt is signaled at IRQ to the computer. LDAT, latched by the U5
Loran-C latch, assumes the instantaneous value of the Loran-C digital wave-
form received at LRIN from the receiver front-end module. Note that LRIN
is processed by U4 to set a pulse width of approximately 70 _s before it
is sampled. This pulse width is necessary to provide a guard time after
the leading pulse edge to permit successful pulse tracking, and to minimize
initial search time. Since the various front-end processors designed to
date have presented various pulse widths, this U4 mono-stable multivibrator
has been provided to equalize the waveform before sampling.
The remainder of the circuit, UI2, deals with receiver features
included for evaluation. The event latch is driven by a front-panel push-
button to place on the receiver output tape a unique mark so output data
may be correlated with flight events. The retrack latch, also operated by
pushbutton, signals the computer that the operator wishes to restart the
Loran-C search process. To minimize contact bounce, these latches are con-
figured to operate on the pushbutton release cycle.
4
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Oncethe computer program has serviced the Loran-C sample interrupt
thus generated, the U5 latches are disabled by a low at CLRP. Another
register load sequence begins.
In this manner, successive samples may be taken of the Loran-C input
waveform at times which are precisely controlled by the microcomputer. The
programmermaynow select algorithms for detecting received Loran-C chains
and stations by varying the sample time and observing the result at LDAT.
The module pictorial appears in figure 6, giving placement of ICs
and other major components.
III. REFERENCES
[i] Lilley, R. W. and D. L. McCall, "A Loran-C Prototype Navigation
Receiver for General Aviation," paper (No. 81-2329), presented at the
AIAA/IEE Fourth Digital Avionics Systems Conference, November 1981.
[2] Lilley, R. W. and D. L. McCall, °'A Loran-C Prototype Navigation
Receiver for General Aviation," Technical Memorandum 80,
Avionics Engineering Center, Department of Electrical and Computer
Engineering, Ohio University, August 1981.
8O
DATA
-I_
Reset
, i_
___ IRQ
LATCH I
Loran-C
Digital Envelope
SCAN, SET, LOAD
CLK
Ii MHZ
CLOCK ]
ER
L
DATA
4
6-DIGITBC REGISTER
24
COMPARATOR
24
FREE-RUN
COUNTER
(106STATES)
MOSTEK 5o395___.
Figure i. Block diagram, Loran-C timing module.
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Figure 2. Revised timing board schematic.
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Figure 3. Super Jolt to timing board summary of PIA assignments.
83
FUNCTIONAL DIAGRAM
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Figure 4. MOSTEK 50395 integrated circuit.
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MOSTEK 50395 pinouts.
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Pin $1_n&l
R CLRL
J gVNT
K _TR
LRIN
18 P_GA
17 P,EGB
16 _GC
15 _GD
13 LR
It SET
6 CLOK
12 _SCA_
t4 CLR_
H LDAT
19 IRQC
V EQ
Description
L_ clears retrack & event latches.
Bigh indicates user event _rk, cleared by CLRL.
High indicates _er retrack, cleared by CLRL.
Input Loran-C _Ises from front-end.
TTL, open-collector, _lled up to 5V on this board
4-blt BeD digit load for U3 register.
Load 50395 (U3) Register strobe.
Set U3 to _D for data load.
I MHz clock, from mlcrocomputer.
8o_ Input for Digit Co_tnt_r
Low clears Loran d.at_ latch.
Loran data - loop s_pie o_tput.
Combined IXQ from loop and digit strobes.
Eq_l pulse, for _nitoring.
Figure 6. Pictorial and signal glossary.
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